

SANYO Semiconductors DATA SHEET

LV24230LP-A-

Bi-CMOS LSI Compact Portable Equipment 1-Chip FM Tuner IC

Overview

The LV24230LP-A is an I²C-controlled single-chip FM tuner IC that integrates external components which are necessary for tuning in a compact VQLP package with dimensions of only $4 \times 4 \times 0.8$ mm³. Equipped with a state machine, the LV24230LP-A has the capability to perform automatic tuning/seek and dissipates less power than conventional LV24000series tuner ICs.

Features

- FM FE
- FM IF
- MPX stereo decoder
- Tuning
- Standby

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	Analog block supply voltage	5.0	V
	V _{DD} max	Digital block supply voltage	4.0	V
Maximum input voltage	V _{IN} 1 max	SCL, SDA, Int	V _{DD} +0.3	V
	V _{IN} 2 max	External_clk_in	V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	140	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}	Analog block supply voltage	3.0	V
	V _{DD}	Digital block supply voltage	3.0	V
Operating supply voltage range	V _{CC} op		2.6 to 4.0	V
	V _{DD} op		2.5 to 4.0	V
	VIO op	Interface voltage	1.62 to 4.0	V

Note : Supply voltage V_{IO} equal V_{DD}, or V_{IO} < V_{DD} & V_{IO} > 0.65 V_{DD}

Operating Characteristics at Ta = 25°C, V_{CC} = 3.0V, V_{DD} = 3.0V, Volume set at maximum,

Soft Mute = $1/Soft$ Stereo = off with the designated test circuit
--

Output level set with Radio Control 1 of control register map (0Dh Bit0, Bit1 set to '1', '1')

, _	, _			, ,			
Demonster	O: make al	Que distance		Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Current drain	ICCA	Analog block at 60dBµV EMF input		12	17	mA	
(in operation)	ICCD	Digital block at 60 dBµV EMF input		0.3	0.8	mA	
Current drain	ICCA	Analog standby mode		3	30	μA	
(in standby)	ICCD	Digital standby mode		3	30	μA	
FM receive band	F_range	Refer to PCB mounting conditions to cover the FM receive band of 76M to 108MHz	76		108	MHz	
FM receive characteristics; MONC	: fc = 80MHz, fr	m = 1kHz, 22.5kHzdev. Note that Soft_mute = 1, 5	Soft_stereo fu	nction OFF, II	HF-BPF used		
3dB sensitivity	-3dB LS	60dBµV, 22.5kHzdev output standard, -3dB input.		5	17	dBμV EMF	
Practical sensitivity 1	QS1	Input at S/N = 30dB De-emphasis = 75µs, SG open display		8	16	dBµV EMF	
Practical sensitivity 2 (Reference)	QS2	Input at S/N = 26dB De-emphasis = 75µs, SG terminal display		1.10		μV	
Demodulation output	Vo	60dBμV EMF, pin 19 output	80	110	160	mVrms	
Channel balance	СВ	60dBμV EMF, pin 18 output/pin 19 output	-2	0	2	dB	
Signal-to-noise ratio	S/N	60dBμV EMF, pin 19 output	48	58		dB	
Total harmonic distortion 1 (MONO)	THD1	60dBµV EMF, pin 19 output, 22.5kHz dev.		0.4	1.5	%	
Total harmonic distortion 2 (MONO)	THD2	60dBμV EMF, pin 19 output, 75.0kHz dev.		1.3	3	%	
Field intensity display level	FS	Reg1Dh_bit0 = OFF Input level at which Reg02h_bit1-3 change from 1 to 2.	3	10	20	dBμV EMF	
Mute attenuation	Mute-Att.	60dBμV EMF, pin 19 output	60	70		dB	
FM receive characteristics ; STER	EO characteris	tics : fc = 80MHz, fm = 1kHz, V_{IN} = 60dB μ V EMF	, Pilot = 10%	(7.5kHzdev),	MPX-Filter us	sed	
Separation	SEP	L-mod, pin 19 / pin 18 output L+R signals = 30% (22.5kHz dev.)	20	35		dB	
Total harmonic distortion (Main)	THD-ST1	Main-mod (for L + R input), 19 output		0.6	1.8	%	
		IHF_BPF L+R signals = 30% (22.5kHzdev.)		0.0	1.0		


Interface block allowable operation range at Ta = -20 to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Symbol Conditions		Ratings			
Falametei	Symbol		min	typ	max	Unit	
Supply voltage	V _{DD}		2.5		4.0	V	
Digital block input	VIH	High-level input voltage range	0.7V _{DD}		V _{DD}	V	
	VIL	Low-level input voltage range	0		0.1V _{DD}	V	
Digital block output	IOL	Output current at Low level	2.0			mA	
	V _{OL}	Output voltage at Low level $I_{OL} = 2mA$			0.6	V	
External clock operating frequency	fclk_ext	Clock frequency for external input	32k	32.768k	20M	Hz	


Note : External clock input (pin 12) allows also input of the sine wave signal.

Package Dimensions


unit : mm (typ) 3347



Pin Assignment



Block Diagram



Pin Function

Pin No.	Pin name	Description	Pin voltage	Supplement
1	FM-ANT1	Antenna input	1V	Antenna input pin
2	FM-ANT2	Antenna GND	1V	Antenna input pin. For pin 1 single input, pin 2 is set to AC_GND via capacity
3	VI/O	Digital interface supply voltage		Power pin dedicated to the interface input/output elements
4	V _{DD}	Digital supply voltage		Power pin for digital block
5	INT	Interrupt line		Output pin dedicated to interrupt (hardware output: used for options) Addition of pull-up or pull-down resistor recommended to cope with initial instability
6	SDA	Digital interface DATA ine)		Bidirectional data line. Pull up to Vio line with 2.2k resistor
7	SCL	Digital interface Clock line)		Clock wire. Pull up to Vio line with 2.2k resistor
8	Package-GND	GND for package-shield		BND pin for package shield
9	Package-GND	GND for package-shield		BND pin for package shield
10	Package-GND	GND for package-shield		BND pin for package shield
11	Package-GND	GND for package-shield		BND pin for package shield
12	Ext_CLK_IN	Reference clock-source input for measurement		External standard CLK input pin. Connect X'tal, if used, to GND. (CITIZEN CFS-206, CM31S recommended)
13	V _{CC}	Analog supply voltage		Power pin for analog (tuner) block
14	NC			Keep this open.
15	Vstabi.	Stabilizer voltage	2.6V	Local oscillator reference bias pin. NC pin to be used
16	NC			Keep this open.
17	MPX	MPX-signal output	2.3V	Stereo decoder input monitor pin. NC pin to be used
18	LINE-OUT-R	Radio Rch Line-output	1.2V	Audio R_ch output
19	LINE-OUT-L	Radio Lch Line-output	1.2V	Audio L_ch output
20	Package-GND	GND for package-shield		GND pin for package shield
21	Package-GND	GND for package-shield		GND pin for package shield
22	Package-GND	GND for package-shield		GND pin for package shield
23	Package-GND	GND for package-shield		GND pin for package shield
24	GND	GND (Analog and Digital GND)		GND pin for analog (FM tuner) block and digital (control) block

Format of Bus Transfers

Bus transfers are primarily based on the I²C primitives

- Start condition
- Repeated start condition
- Stop condition
- Byte write
- Byte read

Start, restart, and stop conditions are specified as shown in Table 1 below.




Fig. 1 the I²C start, repeated start and stop conditions.

For details, like timing, etc., refer to specifications of I²C.

8-bit write

8-bit data is sent from the master microcomputer to LV24230LP-A.

Data bit consists of MSB first and LSB last.

Data transmission is latched at the rising edge of SCL in synchronization with the SCL clock generated at the master IC. Do not change data while SCL remains HIGH.

LV24230LP-A outputs the ACK bit between eighth and ninth falling edges of SCL




Fig. 2 Signal pattern of the I²C byte write

Read is of the same form as write, only except that the data direction is opposite. Eight data bits are sent from LV24230LP-A to the master while Ack is sent from the master to LV24230LP-A.




Fig. 3 Signal pattern of the I²C byte read

The serial clock SCL is supplied from the master side. It is essential that data bit is output from LV24230LP-A in synchronization with the falling edge while the master side performs latching at the rising edge.

LV24230LP-A latches ACK at the rising edge.

The sequence to write data D into the register A of LV24230LP-A is shown below.

- Start condition
- write the device address (C0h)
- write the register address, A
- write the target data, D
- stop condition




Fig. 4 Register write through I²C

When one or more data has been provided for writing, only the first data is allowed to be written.

Read sequence

- start condition
- write the device address (C0h)
- write the register address, A
- repeated start condition (or stop + start in a single master network)
- write the device address + 1 (C1h)
- read the register contents D, transmit NACK (no more data to be read)
- stop condition




Fig. 5 Register read through I²C

Interrupt Pin INT


LV24230LP-A has the dedicated interrupt output pin. For the active level to the host, either LOW or HIGH can be selected. The INT output pin is kept floating while the PWRAD bit is cleared during initialization.

Therefore, to avoid influence on the CPU side during initialization, it is recommended to secure the non-active state by means of the pull-up or pull-down resistor.

This enables direct INT output connection to non-masking interruption of the host CPU.

Digital interface specification (interface specification : reference)

(1). Characteristics of SDA and SCL bus line relative to the I^2C bus interface



	Querra ha l	Standard-	mode	High_Spee		
Parameter	Symbol	min	max	min	max	unit
SCL clock frequency	F _{SCL}	0	100	0	400	kHz
Fall time of both SDA and SCL	Tf		300	20+0.1Cb	300	ns
Rise time of both SDA and SCL	Tr		1000	20+0.1Cb	300	ns
High time of SCL	T _{HIGH}	4.0		0.6		μS
Low time of SCL	TLOW	4.7		1.3		μS
Hold time of STAT condition	T _{HD} ; STA	4.0		0.6		μS
Hold time of Data	T _{HD} ; DAT	0	3.45	0	0.9	μS
Set-up time of STAT condition	T _{SU} ; STA	4.7		0.6		μS
Set-up time of STOP condition	T _{SU ;} STO	4.0		0.6		μS
Set-up time of Data	T _{SU} ; DAT	250		100		ns
Bus free time between a STOP and	T _{BUF}	4.7		1.3		μS
Capacitivie load for each bus line	Cb		400		400	pF

*Cb = Total capacitance of one bus line

(2). Register map (On Register Map)

Following is Sub address map of LV24230LP-A. Each register becomes 8-bit constitution.

Address	Register Name	Mode	Remark
00h	CHIP_ID	R/W	Chip ID
02h	RADIO_STAT	R	Status of Radio Station
0Bh	RFCAP	R/W	RF Cap bank
0Dh	RADIO_CTRL1	R/W	Radio Control 1
0Eh	RADIO_CTRL2	R/W	Radio Control 2
0Fh	RADIO_CTRL3	R/W	Radio Control 3
10h	TNPL	R	Tune Position Low
11h	TNPH_STAT	R	Tune Position High and Status
19h	REF_CLK_PRS	R/W	Reference clock pre-scalar
1Ah	REF_CLK_DIV	R/W	Reference clock divider
1Bh	REF_CLK_OFF	R/W	Reference clock offset
1Dh	SCN_CTRL	R/W	Scan control
1Eh	TARGET_VAL_L	R/W	Target value Low
1Fh	TARGET_VAL_H	R/W	Target value High

R : Read only register R/W : Read and Write register

(3). Register description (ON Contents of each Register)

Register 00h – CHIP_ID – Chip identify register (Read/Write)

ID [7 : 0]									
bit 7-0 : ID [7 : 0] : 8-bit chip ID. LV24230LP-A : 12h									

Register 02h – RADIO_STAT – Radio station status (Read-Only)

7	6	5	4	3	2	1	0		
RAD_IF	N/A	N/A	MO_ST		FS [2 : 0]		SF5DB		
bit 7 :	RAD_IF : R	adio interrupt flag.							
	0 = no int	terrupt							
	1 = interr	upt							
	Note :								
When status (fi	ield strength, stereo/	/mono) changes, thi	s bit is set.						
If Interrupt of IF	RQ pin is enabled, Ir	nterrupt pin is set by	following IPOL reg	ister condition.					
This bit is clear	ed by register read.	In stand-by mode (PW_RAD = 0), this	bit is 1					
bit 6-5 :	NA [1 : 0] :	NA 0 fixed							
Dit 0-5 .	NA[I.U].	INA U lixed							
bit 4 :	MO_ST : M	MO_ST : Mono/stereo indicator							
	0 = Force	ed monaural							
	1 = Norm	nal (Receiving in ste	reo mode)						
bit 3-1	FS [2:0]:	Fieldstrength :							
	0 = Low 1	field strength							
	7 = High	field strength							
bit 0 :	SF5DB : Fie	eldstrength +5dB :							
	0 = FS5d	IB no UP							
	1 = FS5d	IB UP							
For details, refer	to Application note.								

Register 0Bh – RFCAP – RF Cap bank (Read/Write)

7	6	5	4	3	2	1	0	
RFCAP [7 : 0]								
bit 7-0 :	RFCAP [7 :	0]: RF Oscillator (CAP bank					

Register 0Dł	n – RADIO_CT	RL1 – Radio	control 1 (Rea	ad/Write)			
7	6	5	4	3	2	1	0
IF_SEL	IFBWSEL	AGC_SPD	DEEM	ST_M	nMUTE	VOL	[1:0]
bit 7 :	IF_SEL : IF	Frequency Setting					
	0 = 130k	Hz					
	1 = 150k	Hz					
bit 6 :	IFBWSEL :	: IF band width settir	ng				
	0 = 50%						
	1 = 100%	6					
bit 5 :	AGC_SPD	: AGC Speed settin	g				
	0 = Norm	nal					
	1 = High						
bit 4 :	DEEM : de	-emphasis					
	0 = 50µs	: Korea, China, Eu	ope, Japan				
	1 = 75μs	: USA					
bit 3 :	ST_M : Ste	reo/mono setting					
	0 = Stere	eo enabled					
	1 = Stere	eo disabled (mono m	node)				
bit 2 :	nMUTE : A	udio Mute					
	0 = Mute	On					
	1 = Mute	Off					
bit 1-0 :	VOL [1 : 0]	: Volume Setting					
	0 : Min						
	 2 : May						
	3 : Max						

Register 0Eh – RADIO_CTRL2 – Radio control 2 (Read/Write)

7	6	5	4	3	2	1	0		
	SOFTST [2 : 0]		SOFTMU [2 : 0]			N/A	STABI_BP		
bit 7-5 :	SOFTST [2	: 0] : Soft Stereo	setting						
	000b = Se	oft stereo level 3							
	001b = Di	isable soft stereo							
	010b = Se	oft stereo level 1 ((*)						
	100b = Se	oft stereo level 2							
	Note : do not use without these value.								
	(*) : recommended setting								
bit 4-2 :	SOFTMU [2	: 0] : Soft audio r	nute setting						
	000b = Se	oft audio mute lev	el 3						
	001b = Di	isable soft audio r	nute						
	010b = Se	oft audio mute lev	el 1						
	100b = Se	oft audio mute lev	el 2 (*)						
	Note : do not use without these value.								
	(*) : recor	nmended setting							
bit 1 :	Reserved : () (Fix)							
bit 0 :	STABI_BP :	Internal regulato	r by-pass bit						
	0 = Intern	al regulator opera	ate (normal)						
	1 = Intern	al regulator by-pa	ISS						

7	6	5	4	3	2	1	0				
IPOL	SM_IE	RAD_IE	SD_PM	nIF_PM	EXT_CLK	_CFG [1 : 0]	PW_RAD				
oit 7 :	IPOL : Interru	pt (IRQ) Polarity									
	0 = IRQ ac	tive high									
	1 = IRQ ac	tive low									
bit 6 :	SM_IE : Com	mand end interru	pt								
	0 = Disable										
	1 = Enable										
bit 5 :	RAD_IE : Rad	RAD_IE : Radio Interrupt (field strength/stereo changes)									
	0 = Disable										
	1 = Enable										
bit 4 :	SD_PM : Stereo decoder clock PLL mute										
	0 = SD PLI	On (Normal Ope	eration)								
	1 = SD PLL Off (Adjustment)										
bit 3 :	n IF_PM : IF F	PLL mute									
	0 = IF PLL Off (Adjustment)										
	1 = IF PLL	On (Normal Oper	ation)								
bit 2-1 :	EXT_CLK_C	FG [1:0]: Exterr	nal Clock Setting								
	EXT_CLK_CFG	[1:0]	Reference clock								
	00		Off								
	01		32768Hz crystal o	scillator							
	10		Oscillator clock so	ource / 32							
			(for high frequency	y source)							
	11		Oscillator clock source								
			(for low frequency	source)							
bit 0 :	PW_RAD : R	adio Circuit Powe	r								
	0 = Power	Off (Stand-by).									
	1 = Power	On									
No	te: At the time of start, I	PW_RAD become	es 0 (Stand-by)								

Register 10h – TNPL – Tune position low (Read-Only)

7	6 5 4 3 2 1 0								
TUNEPOS [7 : 0]									
bit 7-0 : TUNEPOS [7 : 0] : Current RF Frequency (Low 8bit)									

Register 11h	– TNPH_STAT	T – Tune posi	tion high/statu	s (Read-Only)				
7	6	5	4	3	2	1	0		
	ERROR [2 : 0]		SM_IF	TUNED	NA	TUNEPO	DS [9 : 8]		
bit 7-5 :	ERROR [2	: 0] : Error Code	•	•	•				
									
	ERROR [2 :	0]	Remark						
	0		OK, Command end (No Error)						
	1		Default value a	after or during reset					
	2		Band Limit Err	or					
	3		DAC Limit Erro	or					
	6		Command for	ced End					
	7		Command bus	Command busy					
bit 4 : This bit is set who bit 3 :	0 = No In 1 = Interr en the command is c	upt		wed, the pin status i	s changed, Reading	this register cause	s clearing.		
DIL 3.	0 = No tu								
	1 = Tune								
	Note : This	flag is set when Tu	ned or a station sea	irch succeeded.					
	This flag is o	cleared under 3 cor	nditions as below.						
	(1) PW_RA								
	(2) Tuning F								
	(3) FM statio	on searching							
bit 2 :	NA : 0 (Fix)								
bit 1 : 0 :	TUNEPOS	[9:8]: Current RF	frequency (High 2 I	bit)					

Register 19h – REF_CLK_PRS – Reference clock prescaler (Read/Write)

REFPRE [2:0] REFMOD [4:0] bit [7:5]: REFPRE [2:0]: Reference Clock pre-scaler 0 = 1:1 1 = 1:2	0	1	2	3	4	5	6	7	
0 = 1 : 1 1 = 1 : 2			REFMOD [4 : 0]				REFPRE [2 : 0]		
1 = 1 : 2					lock pre- scaler	2:0]:Reference C	REFPRE [2	bit [7 : 5] :	
		1 = 1 : 2							
7 = 1:128									
bit [4:0]: REFMOD [4:0]: 5-bit slope correction					orroction	1 • 01 • 5 bit slope e	PEEMOD [bit [4 · 0] ·	

Register 1Ah – REF_CLK_DIV – Reference clock divider (Read/Write)

7	6	5	4	3	2	1	0
			REFDI	V [7 : 0]			
Bit 7-0 :	0 : Divide 1 : Divide 	: 0] : Reference Clo er Value = 1 er Value = 2 rider Value = 256	ock Divider				

Register 1Bh –REF_CLK_OFF – Reference clock offset (Read/Write)

7	7 6 5 4 3 2 1 0								
REFOFFS [7:0]									
Bit 7-0 :	Bit 7-0 : REFOFFS [7 : 0] : Offset register for the spread of reference clock								

7	6	5	4	3	2	1	0
GR	ID [1 : 0]	FLL_ON	FLL_MODE		FS [2 : 0]		SHF5DB
bit 7-6 :	GRID [1 : 0] : FM station sear	ch frequency interval	:			-
	0 = IFSD	set					
	1 = 50kH	Iz grid					
	2 = 100k	Hz grid					
	3 = 200k	Hz grid					
bit 5 :	FLL_ON : F	FLL Control					
	0 = FLL (OFF					
	1 = FLL (NC					
During setting of	of the FM frequency a	nd during seek, ke	ep this OFF. Turn it Ol	N after tuning.			
bit 4 :	Reserved :	0 (Fix)					
bit 3-1 :	FS [2 : 0] :	Field strength setti	ng at the time of FM s	tation search and	d a frequency adjustm	ent bit	
Set 1 for setting	g of IFSD.						
bit 0 :	SHE5DB ·	Scan stop level +50	10				


Register1Eh – TARGET_VAL_L – Target Value Low Register (Read/Write)

7	6	5	4	3	2	1	0			
TARGET [7 : 0]										
bit 7-0 :	bit 7-0 : TARGET [7 : 0] : Target frequency low 8 bit :									
Tuning frequency or Limit Frequency for FM Station Search										


Register 1Fh – TARGET_VAL_H – Target Value High Register (Read/Write)

7	7 6 5 4 3 2 1 0									
TARGET [15 : 8]										
0	TARGET [1 scillator calibration, 0] is not 0 TARGET	0 1 ,	alue or limit frequen	cy value for station	search					
With radio power ON, lower eight bits of the target frequency are set. Then, set higher eight bits of the target frequency to this register. The command is executed.										

Test Circuit



Application Circuit




Cautions for mounting of IC

- Note1 : For external part constant, the recommended value is described. Since the constant may differ during actual use with the set mounted, be sure to consider optimization.
- Note2 : The differential input antenna application is described. Single input with pin 1 only is also possible.
- Note3 : If the spike noise between MPU and IC is large during communication, it is recommended to add limiting resistors R1, R2, and R3 between MPU and IC. 0Ω at 1.8V.
- Note4 : To reduce noise from power supply, add a capacitor between V_{CC} GND and between V_{DD} GND.
- Note5 : The I²C bus communication line requires pull-up resistors R5 and R6. The commonly-employed resistance value is 2.2k. Set the pull-up voltage to the same one of VIO of LV24230LP-A. (Supply from the same source as VIO and V_{DD} is recommended.
- Note6 : Please use the INT pin arbitrarily. Recommended to open when unused. The INT pin becomes unstable at IC startup. To protect MPU from any effects during startup, it is recommended to add either the pull-up or pull-down resistor to set the non-active mode. (This is not necessary when the MPU can be set to non-active by a software during initialization.


PCB Mounting Conditions to cover the FM Receiving Area of 76M to 108MHz

LV24230LP-A's PCB mounting conditions




• LV24230LP-A has an inductor for local oscillator on the package bottom side. In order to cover the receiving frequency range of 76MHz to 108MHz, provide the GND layer to the first layer of Side A of PCB that is directly below the package bottom side, as shown in the figure.

Recommended layout of PCB substrate



IC backside_LV24230LP-A



IC directly-below_PCB recommended GND patten diagram

- With this SPL, the receiving frequency is measured under the following conditions :
- The X-value can be set freely between Min = 2.4mm and Max = 3.0mm with reference to IC. (The X-value for Sanyo Demo Board is 2.8mm.)
- The Y-value can be set freely between Min = 2.0mm and Max = 3.0mm with reference to IC. (The Y-value for Sanyo Demo Board is 2.6mm.)
- Avoid providing another wiring within 0.4mm of bottom layer of PCB_GND as much as possible.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2007. Specifications and information herein are subject to change without notice.